

PRODUCT SPECIFICATION

Tentative Specification Preliminary Specification Approval Specification

MODEL NO.: V420H2 SUFFIX: L06

Customer:	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your co signature and comments.	nfirmation with your

Approved By	Checked By	Prepared By
Chao-Chun Chung	Ken Wu	Chia-Wen Chen





CONTENTS

REVISION HISTORY	4
1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	5
1.2 FEATURES	5
1.3 APPLICATION	5
1.4 GENERAL SPECIFICATIONS	5
1.5 MECHANICAL SPECIFICATIONS	6
2. ABSOLUTE MAXIMUM RATINGS	7
2.1 ABSOLUTE RATINGS OF ENVIRONMENT	7
2.2 PACKAGE STORAGE	8
2.3 ELECTRICAL ABSOLUTE RATINGS	8
3. ELECTRICAL CHARACTERISTICS	9
3.1 TFT LCD MODULE	9
3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION	12
4. BLOCK DIAGRAM OF INTERFACE	14
4.1 TFT LCD MODULE	14
5. INPUT TERMINAL PIN ASSIGNMENT	15
5.1 TFT LCD Module Input	15
5.2 BACKLIGHT UNIT	18
5.3 T-BALANCE BOARD UNIT	19
5.4 BLOCK DIAGRAM OF INTERFACE	20
5.5 LVDS INTERFACE	22
5.6 COLOR DATA INPUT ASSIGNMENT	23
6. INTERFACE TIMING	24
6.1 INPUT SIGNAL TIMING SPECIFICATIONS	24
6.2 POWER ON/OFF SEQUENCE	
7. OPTICAL CHARACTERISTICS	28
7.1 TEST CONDITIONS	28
7.2 OPTICAL SPECIFICATIONS	29



8. PRECAUTIONS	33
8.1 ASSEMBLY AND HANDLING PRECAUTIONS	33
8.2 SAFETY PRECAUTIONS	
9. DEFINITION OF LABELS	34
9.1 CMI MODULE LABEL	
10. PACKAGING	35
10.1 PACKAGING SPECIFICATIONS	35
10.2 PACKAGING METHOD	35
11 MECHANICAL CHARACTERISTIC	37





REVISION HISTORY

Version	Date	Page(New)	Section	Description
Ver. 0.0	May 06, 2011	All	All	The Tentative specification was first issued.
Ver. 1.0	Jun. 24, 2011	All	All	The Preliminary specification was first issued
Ver. 2.0	Jul. 22, 2011	All	All	The Approximation of the Appro
Ver. 2.1	Jul. 27, 2011	14	4.1	Add an arrow mark beside SELLVDS pin.
		17	5.1	Delete Note(4) selector(pin9) diagram.
		22	5.5	VESA LVDS format: (SELLVDS pin=H
				(SELLVDS pin=H or OPEN
				JEDIA LVDS format: (SELLVDS pin=L or open)
				(SELLVDS pin=L
		26	6.1	Modify LVDS RECEIVER INTERFACE TIMING DIAGRAM.
Ver. 2.2	Aug. 04,2011	36	11	Modify MECHANICAL CHARACTERISTIC.
Ver. 2.3	Sep. 08,2011	13	3.2.2	Add Note (5) on ELECTRICAL SPECIFICATION.
		14	4.1	Modify TFT LCD MODULE diagram.
		16	5.1	Modify Note (3).
		24	6.1	Add Fr5 frame rate.
		27	6.2	Power on/off sequence diagram: Option Signals delete OD_SEL.
		29	7.2	Delete min. value of Color Gamut.
		30~31	7.2	Modify Note(1),(2),(3),(5)
		36	11	Modify MECHANICAL CHARACTERISTIC.
1	1	1	I	





1. GENERAL DESCRIPTION

1.1 OVERVIEW

V420H2-L06 is a 42? TFT Liquid Crystal Display module with 10-CCFL Backlight unit and 2ch-LVDS interface.

This module supports 1920 x 1080 Full HDTV format and can display 16.7M colors (8-bit/color).

1.2 FEATURES

Brightness 350 nits

Contrast ratio 3000:1

Fast response time (Gray to gray average 8 ms)

High color saturation NTSC 72%

Full HDTV (1920 x 1080 pixels) resolution, true HDTV format

DE (Data Enable) only mode

LVDS (Low Voltage Differential Signaling) interface

Optimized response time for 60 Hz frame rate

Ultra wide viewing angle : Super MVA technology

RoHS compliance

1.3 APPLICATION

Standard Living Room TVs.

Public Display Application.

Home Theater Application.

MFM Application.

1.4 GENERAL SPECIFICATIONS

Item	Unit	Note	
Active Area	930.24(H) x 523.26 (V) (42.02? diagonal)	mm	(4)
Bezel Opening Area	939 (H) x 531 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch(Sub Pixel)	0.1615 (H) x 0.4845 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16.7M	color	-
Display Operation Mode	Transmissive modelatormally -	-	
Surface Treatment	Anti-Glare coating (Haze 11%)	-	(2)

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec. of the surface treatment is temporarily for this phase. CMI reserves the rights to change this feature.





1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	982.0	983.0	984.0	mm	
Module Size	Vertical (V)	575.0	576.0	577.0	mm	(1), (2)
	Depth (D)	51.5	52.5	53.5	mm	
Weight		-	8200	-	g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth is between bezel to inverter cover.



2. ABSOLUTE MAXIMUM RATINGS

Global LCD Panel Exchange Center


2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Offic		
Storage Temperature	TST	-20	+60	?C	(1)	
Operating Ambient Temperature	TOP	0	50	?C	(1), (2)	
Shock (Non-Operating)	SNOP	-	50	G	(3), (5)	
Vibration (Non-Operating)	VNOP	-	1.0	G	(4), (5)	

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta 40 ?C).
- (b) Wet-bulb temperature should be 39 ?C Max.0(720).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 ?C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for ? X, ? Y, ? Z.
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.







PRODUCT SPECIFICATION

2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to store the module with temperature from 0 to 35 atormal humidity without condensation.
- (b) The module shall be stroed in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Item	Symbol Va		lue	Unit	Note	
item	Symbol	Min.	Max.	Offic	Note	
Power Supply Voltage	VCC	-0.3	13.5	V	(1)	
Logic Input Voltage	VIN	-0.3	3.6	V	(1)	

2.3.2 BACKLIGHT T-BALANCE BOARD UNIT

Itam	Symbol Value		lue	Unit	Note	
Item	Symbol	Min.	Max.	Offic	Note	
Lamp Voltage	VW		3000	VRMS		
Input Voltage	VBL	0	170	VRMS	(1)	
Control Signal Level		-0.3	7	V	(1)	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) No moisture condensation or freezing.



3. ELECTRICAL CHARACTERISTICS

Global LCD Panel Exchange Center

3.1 TFT LCD MODULE

(Ta = 25 ? 2 ?C)

	Param	otor	Symbol	Value			Unit	Note
	Param	eter	Symbol	Min.	Тур.	Max.	Unit	Note
Power Su	oply Voltage		V _{CC}	10.8	12	13.2	V	(1)
Rush Curr	ent		I _{RUSH}			3.5	Α	(2)
		White Pattern			0.6744	0.819	Α	
Power Su	oply Current	Horizontal Stripe			0.6672	0.806	А	(3)
		Black Pattern			0.33	0.39	Α	
		Differential Input High Threshold Voltage		+100			mV	
		Differential Input Low Threshold Voltage				-100	mV	
LVDS interface	Common Inp	Common Input Voltage		1.0	1.2	1.4	V	(4)
	Differential in	Differential input voltage		200		600	mV	
	Terminating	Terminating Resistor			100		ohm	
CMOS	Input High T	hreshold Voltage	V _{IH}	2.7		3.3	V	
interface	Input Low Th	nreshold Voltage	V _{IL}	0		0.7	V	


Note (1) The module should be always operated within the above ranges.






Note (2) Measurement condition:

Global LCD Panel Exchange Center




Vcc rising time is 470us






PRODUCT SPECIFICATION

Note (3) The specified power supply current is undethe conditions at Vcc = 12 V, Ta = 25 ? 2 ? C, $f_v = 60 \text{ Hz}$, whereas a power dissipation check pattern below is displayed.



Note (4) The LVDS input characteristics are as follows:







3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION

3.2.1 LAMP SPECIFICATION

(Ta = 25 ? 2 ?C)

Darameter	Cymbol		Value	Lloit	Note	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
Lamp Input Voltage	VL	756	840	924	V_{RMS}	
Lamp Current	IL	16.0	16.5	17.0	mA _{RMS}	(1)
	VS	-	-	1520	V_{RMS}	Ta = 0 ?C (2)
Lamp Turn On Voltage		-	-	1270	V_{RMS}	Ta = 25 ?C (2)
Operating Frequency	FL	30	-	80	KHz	(3)
Lamp Life Time	LBL	50,000	-	-	Hrs	(4)

3.2.2 ELECTRICAL SPECIFICATION

Parameter		Symbol		Value	Unit	Note	
		Symbol	Min.	Тур.	Max.	Offic	Note
Input Voltage		VBL+		+65		V	Sine Wave
Input Voltage		VBL-		-65		V	Sine Wave
Total Power Consumption		P _{BL}		123.5	128.7	W	I _L =16.5mA
Total Input Current	I _{BL})	1.9	1.98	Α	Non Dimming	
Oscillating Frequency		Fw	38	40	42	KHz	
Individual Lamp Current		ΙL	16.0	16.5	17.0	mA	(3)
Protection Circuit Sup Voltage	ply	Vcc		5	5.5	V	
Input Connector	High	CNT		5		V	Normal Operation
Detection	Low	CNT	0		0.8	V	Input Connector Open
Laws Datastian	High	DT	2			V	Lamp Open
Lamp Detection	Low	PT			1.4	V	Normal Operation
Dimming Frequency		F _B	150	160	170	Hz	
Minimum Duty Ratio		D _{MIN}		20		%	





PRODUCT SPECIFICATION


- Note (1) Lamp current is measured by utilizing ACucrent probe and its value is average by measuring master and slave board.
- Note (2) The lamp starting voltage V_s should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 07% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25 and $I_L = 16.0 \sim 17.0 \text{ mArms}$.
- Note (5) The IPI/IPB should design proper protectionircuit to shut down if abnormal signals occurred to CNT/PT/FB.



4. BLOCK DIAGRAM OF INTERFACE

Global LCD Panel Exchange Center

4.1 TFT LCD MODULE







5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD Module Input

Pin	Name	Description	Note
1	GND	Ground	
2	N.C.	No Connection	
3	N.C.	No Connection	
4	N.C.	No Connection	(2)
5	N.C.	No Connection	
6	N.C.	No Connection	
7	SELLVDS	LVDS data format Selection	(3)(4)
8	N.C.	No Connection	(2)
9	N.C.	No Connection	
10	N.C.	No Connection	(2)
11	GND	Ground	
12	ERX0-	Even pixel Negative LVDS differenitipalutla@hannel 0	
13	ERX0+	Even pixel Positive LVDS differen fire bullat@hannel 0	1
14	ERX1-	Even pixel Negative LVDS differenitipalutla@hannel 1	(5)
15	ERX1+	Even pixel Positive LVDS differen firational data annual 1	
16	ERX2-	Even pixel Negative LVDS differenitipalutla@hannel 2	
17	ERX2+	Even pixel Positive LVDS differen firap alta hannel 2	
18	GND	Ground	
19	ECLK-	Even pixel Negative LVDS differelatina/botoc	(5)
20	ECLK+	Even pixel Positive LVDS differentianpuloc	(5)
21	GND	Ground	
22	ERX3-	Even pixel Negative LVDS differenitipalutla@hannel 3	(5)
23	ERX3+	Even pixel Positive LVDS differen fire bullat@hannel 3	(3)
24	N.C.	No Connection	
25	N.C.	No Connection	(2)
26	GND	Ground	
27	GND	Ground	
28	ORX0-	Odd pixel Negative LVDS differentingludatahannel 0	
29	ORX0+	Odd pixel Positive LVDS differentiabdat@hannel 0	
30	ORX1-	Odd pixel Negative LVDS differentingludatahannel 1	(5)
31	ORX1+	Odd pixel Positive LVDS differentiabdat@hannel 1	
32	ORX2-	Odd pixel Negative LVDS differentingludatahannel 2	
33	ORX2+	Odd pixel Positive LVDS differentiabdat@hannel 2	
34	GND	Ground	
35	OCLK-	Odd pixel Negative LVDS differentiabdtock	(5)
36	OCLK+	Odd pixel Positive LVDS differential pollock	(0)
37	GND	Ground	
38	ORX3-	Odd pixel Negative LVDS differentingludatahannel 3	(5)
39	ORX3+	Odd pixel Positive LVDS differentiabdat@hannel 3	(0)
40	N.C.	No Connection	_
41	N.C.	No Connection	(2)
42	GND	Ground	_
43	GND	Ground	
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	(2)
48	VCC	+12V power supply	
49	VCC	+12V power supply	






PRODUCT SPECIFICATION

50 VCC	+12V power supply	
51 VCC	+12V power supply	

Note (1) LVDS connector pin orderdefined as follows




Note (2) Reserved for internal use. Please leave it open.

Note (3) Low = connect to GND: JEIDA Format, High = Connect to +3.3V or Open: VESA Format.

Note (4) LVDS signal pin connected to the LCM side has the following diagram.

R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)




System side: R1 < 1K



PRODUCT SPECIFICATION

Note (5) Two pixel data send into the module for every clock cycle. The first pixel of the frame is od pixel and the second pixel is even pixel.

Note (6) LVDS connector mating dimension range request is 0.93mm~1.0mm as follow:








5.2 BACKLIGHT UNIT

The pin configuration for the housing and the leader wire is shown in the table below.

CN:Civlux CPLB0VA100B-NH





5.3 T-BALANCE BOARD UNIT

CN1: CI0112M1HR0-LA (CviLux) or S12B-PH-SM3-TB (JST)

Pin	Signal name	Feature						
1	VBL+	.05 M Oire Messe						
2	VBL+	+65 V Sine Wave						
3	N.C	No Connect						
4	VDI	05.V.O: .W						
5	VBL-	-65 V Sine Wave						
6	N.C	No Connect						
7	SGND	Signal GND						
8	VCC	5V						
9	CNT	+5V						
10	PT	+2V						
11	FB1	Lamp current feedback 1						
12	FB2	Lamp current feedback 2						

CN2-CN11: CPLB0VA100B-NH (CviLux)


Pin	Signal name	Feature
1	CFL HOT	CFL High voltage





5.4 BLOCK DIAGRAM OF INTERFACE

Global LCD Panel Exchange Center







PRODUCT SPECIFICATION

ER0~ER7: Even pixel R data EG0~EG7: Even pixel G data EB0~EB7: Even pixel B data OR0~OR7: Odd pixel R data OG0~OG7: Odd pixel G data OB0~OB7: Odd pixel B data DE: Data enable signal

DCLK: Data clock signal

Notes (1) The system must have the transmitter to drive the module.

Notes (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.







5.5 LVDS INTERFACE

VESA LVDS format (SELLVDS pin=H or open)

Global LCD Panel Exchange Center



JEDIA LVDS format (SELLVDS pin=L)





R0~R7: Pixel R Data (7; MSB, 0; LSB) G0~G7: Pixel G Data (7; MSB, 0; LSB) B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE: Data enable signal DCLK: Data clock signal

Notes: (1) RSVD (reserved) pins on the transmitter shall be ?H? or ?L?.

5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

	'											Da	ata	Sigr	nal					•					
	Color				Re	ed								reer		1					BI	ue			\neg
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	В6	B5	B4	В3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	1	:	:	:_			:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:				:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Neu	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	: '			: "	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:			· :	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
Oreen	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	· :	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
Dide	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage





6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

Global LCD Panel Exchange Center

(Ta = 25 ? 2 ?C)

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
	Frequency	F _{clkin} (=1/TC)	60	74.25	80	MHz	
LVDS	Input cycle to cycle jitter	T _{rcl}			200	ps	(3)
Receiver Clock	Spread spectrum modulation range	Fclkin_mod	F _{clkin} -2%		F _{clkin} +2%	MHz	(4)
	Spread spectrum modulation frequency	F _{SSM}			200	KHz	(4)
	Setup Time	Tlvsu	600			ps	(5)
	Hold Time	Tlvhd	600			ps	(5)
LVDS	Frame Rate	Fr5	47	50	53	Hz	
Receiver	Frame Rate	F _{r6}	57	60	63	Hz	
Data	Total	Tv	1115	1125	1135	Th	Tv=Tvd+Tvb
	Display	Tvd	1080	1080	1080	Th	
	Blank	Tvb	35	45	55	Th	
Horizontal	Total	Th	1050	1100	1150	Тс	Th=Thd+Thb
Active Display	Display	Thd	960	960	960	Tc	
Term	Blank	Thb	90	140	190	Tc	


Note (1) Please make sure the range of pixel clockhas follow the below equation

Fclkin(max) Fr_6 Tv Th Fclkin(min)




PRODUCT SPECIFICATION

Note (2) This module is operated in DE only mode and please follow the input signal timing diagram below




Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I T₁ ? TI






PRODUCT SPECIFICATION

Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

LVDS RECEIVER INTERFACE TIMING DIAGRAM






6.2 POWER ON/OFF SEQUENCE

Global LCD Panel Exchange Center

(Ta = 25 ? 2 ?C)

To prevent a latch-up or DC operation of LCD module power on/off sequence should be as the diagra below.



Power ON/OFF Sequence

- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0,that maybe cause electrical overstress failure.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.




7. OPTICAL CHARACTERISTICS

Global LCD Panel Exchange Center

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit				
Ambient Temperature	Ta	25 2	оС				
Ambient Humidity	На	50 10	%RH				
Supply Voltage	VCC	12	V				
Input Signal	According to typic@Ala@elAR'&CEERCSTRCS"						
Lamp Current	IL	16.5 0.5	mA				
Oscillating Frequency (Inverter)	FW	40 2	KHz				
Vertical Frame Rate	Fr	60	Hz				

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.







PRODUCT SPECIFICATION

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

lte	em	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		2000	3000	-	-	Note (2)
Response Time	е	Gray to gray		-	8	15	ms	Note (3)
Center Lumina	nce of White	LC		280	350	-	cd/m ²	Note (4)
White Variation		W		-	-	1.3	-	Note (6)
Cross Talk		СТ		-	-	4	%	Note (5)
Response Tim Center Lumina White Variation	Dad	Rx			0.635		-	
	Red	Ry	x=0 , y =0		0.323	U	-	_
		Gx	Viewing angle at normal direction		0.293	\limits	-	
	Green	Gy		Тур.	0.603	Тур.	-	
	D.	Вх		-0.03	0.148	+0.03	-	
	Blue	Ву			0.046		-	
	White	Wx			0.280		-	
		Wy			0.290		-	
	Color Gamut	C.G			72	-	%	NTSC
		X+		80	88	-		
Viewing Angle	Horizontal	X-		80	88	-		Note (1)
Viewing Angle	V 6 1	Y+	CR 20	80	88	-	Deg.	
	Vertical	Y-		80	88	-		






Note (1) Definition of Viewing Angle (x, y):

Global LCD Panel Exchange Center

Viewing angles are measured by Conoscope Cono-80



Note (2) Definition of Contrast Ratio (CR):


The contrast ratio can be calculated by the following expression.

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).

Note (3) Definition of Gray-to-Gray Switching Time:



The driving signal means the signal of gray level 0, 31, 63, 95, 127, 159, 191, 223 and 255. Gray to gray average time means the average switching time of gray level 0, 31, 63, 95, 127, 159, 191, 223 and 255 to each other.



PRODUCT SPECIFICATION

Note (4) Definition of Luminance of White (L_C, L_{AVE}):

Measure the luminance of gray level 255 at center point and 5 points

 $L_C = L$ (5), where L (X) is corresponding to the luminance of the point X at the figure in Note (6).


Note (5) Definition of Cross Talk (CT):

CT = | YB ? YA | / YA 100 (%)

Where:


Y_A = Luminance of measured location without gray level 0 pattern (cd/m2)


Y_B = Luminance of measured location with gray level 0 pattern (cd/m2)



Y_A = Luminance of measured location without gray level 255 pattern (cd/m2)

Y_B = Luminance of measured location with gray level 255 pattern (cd/m2)










Note (6) Definition of White Variation (W):

Global LCD Panel Exchange Center

Measure the luminance of gray level 255 at 5 points

W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]







PRODUCT SPECIFICATION

8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- Do not apply rough force such as bending owisting to the module during assembly.
- [2] It is recommended to assemble or to install module into the user?s system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- Do not apply pressure or impulse to the modelto prevent the damage of LCD panel and Backlight. [3]
- Always follow the correct power-on sequence welm the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- [5] Do not plug in or pull out the I/F connectorhile the module is in operation.
- Do not disassemble the module.
- Use a soft dry cloth without chemicals for etaning, because the surface of polarizer is very soft and easily [7] scratched.
- [8] Moisture can easily penetrate into LCD moduland may cause the damage during operation.
- When storing modules as spares for a long tien the following precaution is necessary.
 - [9.1] Do not leave the module in high temperatureand high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35 at normal humidity without
 - [9.2] The module shall be stored in dark place. D not store the TFT-LCD module in direct sunlight or fluorescent light.
- [10] When ambient temperature is lower than 10?C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

8.2 SAFETY PRECAUTIONS

- [1] The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
- [2] If the liquid crystal material leaks from the anel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- [3] After the module?s end of life, it is not harful in case of normal operation and storage.






9. DEFINITION OF LABELS


9.1 CMI MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



Model Name: V420H2-L06

Revision: Rev. XX, for example: A0, A1? B1, B2? or C1, C2 ?etc.



Serial ID includes the information as below:

Manufactured Date:

Year: 2010=0, 2011=1,2012=2?etc. Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 3 tuste exo, and U.

Revision Code: Cover all the change

Serial No.: Manufacturing sequence of product Product Line: 1 -> Line1, 2 -> Line 2, ?etc.

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited



10. PACKAGING

10.1 PACKAGING SPECIFICATIONS

(1) 3 LCD TV modules / 1 Box

Global LCD Panel Exchange Center

(2) Box dimensions: 1085(L)x296(W)x653(H)mm

(3) Weight: Approx. 38Kg(3 modules per carton)

10.2 PACKAGING METHOD

Figures 10-1 and 10-2 are the packing method




Figure.10-1 packing method





Global LCD Panel Exchange Center

Sea / Land Transportation (only 40ft HQ Container)

Air Transportation Sea / Land Transportation(20 ft & 40ft Container)





Figure.10-2 packing method




11. MECHANICAL CHARACTERISTIC













PRODUCT SPECIFICATION

